Download beta versions of Apple's iOS, iPadOS,
macOS and tvOS firmware.
A Low Dropout (LDO) regulator drops the 5V USB power down to a stable 3.3V to power the ATSAM3U MCU and internal logic buffers. Target Power Supply ( VTargetcap V sub cap T a r g e t end-sub
The RailLink schematic shows careful attention to the isolation barrier, with all signals crossing the barrier properly handled, and clear labeling of primary and secondary sides on the PCB layout.
Some clones also report using the STM32F205VG, which offers 1MB of Flash—more than enough for the most feature-complete firmwares. The general consensus across the community is that the STM32F205 series represents the “sweet spot” for J-Link V9 designs, balancing performance, memory capacity, and cost.
: A simplified, compact version based on the V9.5 schematic, featuring a Type-C interface and 2×5 JTAG header. Fabricated and verified with all functions working including JTAG, SWD, and virtual serial port. jlink v9 schematic
Connected to a bidirectional buffer that matches the voltage on the VTref pin. SWCLK/TCK: Buffered for clean signal transmission.
All power pins (VDD, VDDA) are connected to 3.3 V with 0.1 μF decoupling capacitors placed as close as possible to each pin.
The heart of the J-Link V9 is typically an STM32F2 series MCU. This chip runs the proprietary SEGGER firmware. In clones, this chip is often blank or comes pre-programmed with a generic bootloader. A Low Dropout (LDO) regulator drops the 5V
Crucial line for serial wire data flow. Pin 9 (TCK / SWCLK): Clock signal for target communication.
Usually an STM32F205 or similar ARM Cortex-M3 processor. USB Interface: Connects to the host PC for data transfer.
For developers, the J-Link V9 provides high-speed JTAG and SWD debugging, virtual serial port functionality, support for a wide range of target voltages, and the ability to be upgraded through SEGGER’s software ecosystem. Its balanced feature set and relative simplicity have made it the most cloned and studied J-Link version to date. The general consensus across the community is that
More sophisticated clones—and possibly later official V9 revisions—use the , a 16-bit dual-supply translating transceiver. This IC offers several advantages: it consolidates level shifting into a single package, provides higher drive strength, and offers lower propagation delay. However, its fine-pitch SSOP or TSSOP package is more challenging to hand-solder, and the IC itself is more expensive than the smaller LVC series parts.
Official schematics for the J-Link are proprietary and not publicly distributed. However, through patent filings, reverse-engineering efforts by the open-source community, and the circulation of reference designs for the J-Link EDU and older "V8" clones, we have a very clear picture of what makes the tick.
The rest of the schematic (MCU, level shifters, debug connector) is identical to the standard V9, but the isolation barrier ensures that ground loops or unexpected high voltages do not damage the host PC.
Controlled by an NPN transistor or buffer to drive the target reset line. Firmware and Debug Port
